

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/091,775 03/05/2002		Bruce E. Lavigne	100202224-1 8969		
75	590 07/07/2006		EXAMINER		
HEWLETT-P	ACKARD COMPA	WONG, WARNER			
Intellectual Pro	perty Administration				
P.O. Box 272400 Fort Collins, CO 80527-2400			ART UNIT	PAPER NUMBER	
			2616		

DATE MAILED: 07/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

4	

		Applicat	tion No.	Applicant(s)				
Office Action Summary		10/091,		LAVIGNE ET AL.				
		Examin	er	Art Unit				
		Warner \	Nong	2616				
The Period for Re	e MAILING DATE of this communica	tion appears on ti	ne cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠ Res	sponsive to communication(s) filed o	on <i>05 June 2006</i> .						
• —	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.							
3) Sin	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
clos	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of	of Claims							
4) ☐ Claim(s) 1,4-8,11-23 and 27-30 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1,4,6-8,11,13-23 and 27-30 is/are rejected.  7) ☐ Claim(s) 5 and 12 is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or election requirement.								
Application I	Papers							
9) ☐ The specification is objected to by the Examiner.  10) ☑ The drawing(s) filed on <u>05 March 2002</u> is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority unde	er 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.								
2) Notice of (3) Informatio	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO n Disclosure Statement(s) (PTO-1449 or PT (s)/Mail Date		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

Art Unit: 2616

### **DETAILED ACTION**

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35

U.S.C. 102 that form the basis for the rejections under this section made in this

Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 1. Claims 1, 4, 6, 8, 11, 13, 23 and 27-29 are rejected under 35
- U.S.C. 102(b) as being anticipated by Zuravleff (5,812,799).

Regarding claim 1, Zuravleff describes a method of speculatively issuing memory requests in a network node while maintaining a specified packet order. (fig. 1 data processing system), where the node (fig. 1, processor 30) comprises:

receiving a first, then a second incoming packet for forwarding (fig. 3a, "A1 request" and "A2 request" and fig. 5, #114, where I/O requests are queued in order of the request accordingly and that each request comprises the data [packet], fig. 6, & col. 7, lines 19-20);

sending a first memory request corresponding to said first packet (fig. 3a, "A1 request");

sending a second memory request corresponding to said second packet prior to said network node receiving a first memory reply corresponding to said first memory request (fig. 3a & col. 9, lines 33-44, where "A2 request" (second memory request) is sent prior to receiving "A1 reply" (first memory reply corresponding to said first memory request));

Art Unit: 2616

forwarding said first packet prior to forwarding said second packet (fig. 3a upon receiving "A1" reply" which indicates peripheral ready [fig., 11, #S40], the first packet is issued [fig. 11, #S60, fig. 6, #206 & col. 11, lines 3-5]; likewise for "A2 reply" for issuance of second packet);

Regarding claim 8, Zuravleff describes a network method comprising:
receiving a first and a second incoming packet for forwarding (fig. 3a, "A1
request" and "A2 request" and fig. 5, #114, where each request comprises the
data [packet], fig. 6, & col. 7, lines 19-20);

sending a first memory request corresponding to said first packet (fig. 3a, "A1 request");

sending a second memory request corresponding to said second packet prior to forwarding said first packet and prior to said second packet moving to a head of said transfer order queue (fig. 3a & col. 9, lines 33-44, where "A2 request" sent before memory receives A1 for processing receiving "A1" reply" which indicates peripheral ready [fig., 11, #S40], and prior to shifting second packet's request to head of (transfer order) queue, denoted by fig. 5, 114[0]... 114[n], for memory processing, denoted in fig. 3a where memory processes A2).

sending a second memory request corresponding to said second packet prior to receiving a first memory reply corresponding to said first memory request and prior to said second packet moving to a head of said transfer order queue (fig. 3a & col. 9, lines 33-44, where "A2 request" (second memory request) is sent prior to receiving "A1 reply" (first memory reply corresponding to said first memory request)).

Art Unit: 2616

Regarding claim 23, Zuravleff describes a network device comprising:

Means to receiving a first, then a second incoming packet for forwarding (fig. 3a, "A1 request" and "A2 request" and fig. 5, #114, where I/O requests are queued in order of the request accordingly and that each request comprises the data [packet], fig. 6, & col. 7, lines 19-20);

sending a second memory request corresponding to said second packet prior to forwarding said first packet (fig. 3a "A2 request" sent before receiving "A1" reply" which indicates peripheral ready [fig., 11, #S40] and the first packet is then issued [fig. 11, #S60, fig. 6, #206 & col. 11, lines 3-5);

Regarding claim 24, Zuravleff further describes that the memory request of the first and second packets are maintained in a transfer order fig. 5, #114, where I/O requests are queued in order of the request accordingly and that each request comprises the data [packet], fig. 6, & col. 7, lines 19-20).

Regarding claims 2, 9 and 25, Zuravleff further describes that the first packet and said second packet are

Regarding claim 4, 11 and 27, Zuravleff further describes that the first memory request is to request I/O resources to forward said first packet (col. 3, lines 61-67).

Regarding claim 6, 13 and 28, Zuravleff further describes that the network node receiving a first memory reply prior to forwarding said first packet (fig. 11, step S40 & S60, where the buffer issues memory transaction request (fig. 6, which includes the data packet) only after the peripheral is ready via a reply command, fig. 3a).

Art Unit: 2616

Regarding claim 29, Zuravleff describes all limitations set forth in claim 28. Zuravleff further describes accepting a memory reply prompts the process to execute and transfer the packet (assign network resource) (fig. 11, step S40 & S60, where the buffer issues memory transaction request (fig. 6, which includes the data packet) only after the peripheral is ready via a reply command, fig. 3a).

Regarding claims 31 and 33, Zuravleff further describes that the first packet and second packet are maintained in a transfer order queue (fig. 5, #114, where I/O requests are queued in order of the request accordingly and that each request comprises the data [packet], fig. 6, & col. 7, lines 19-20).

Regarding claims 32 and 34, Zuravleff further describes that the second memory request is sent prior to said second packet moving to a head of said transfer order queue (fig. 3a & col. 9, lines 33-44, where "A2 request" is sent prior to shifting second packet's request to head of (transfer order) queue, denoted by fig. 5, 114[0].. 114[n], for memory processing, denoted in fig. 3a where memory processes A2).

Regarding claim 23, Zuravleff describes a network device comprising: means to receiving a first, then a second incoming packet for forwarding (fig. 3a, "A1 request" and "A2 request" and fig. 5, #114, where I/O requests are queued in order of the request accordingly and that each request comprises the data [packet], fig. 6, & col. 7, lines 19-20);

means for sending a memory request corresponding to said second packet prior to forwarding said first packet, wherein said first packet is received prior to receiving said second packet (fig. 3a "A2 request" sent before receiving

"A1" reply" which indicates peripheral ready [fig., 11, #S40] and inherently that the A1 request (packet) is received before the A2 request (packet) is received).

Regarding claim 35, Zuravleff further describes that the means for sending a memory request further comprises means for maintaining the transfer order of said first and said second packet (fig. 3a, where the buffer maintains the transfer order of the received requests corresponding to (first and second) packets for processing in the non-prioritized embodiment).

Regarding claim 36. Zurayleff further describes that the means for maintaining the transfer order of said first and said second packets comprises a transfer order queue (col. 6, lines 54-56, where the buffer (transfer order queue) maintains the transfer order of the received requests).

Regarding claim 37, Zuravleff further describes that said means for sending a memory request further comprise sending said memory request for second packet prior to said second packet reaching a head of said transfer queue ((fig. 3a & col. 9, lines 33-44, where "A2 request" (corresponding to packet not at a head of input queue) is sent prior to placing the A2 packet to said head of buffer (transfer queue), then forwarding to memory for processing).

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claims 7, 14 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zuravleff as applied to claims 1, 8 and 23 above respectively, and further in view of Wakerly (5,875,466).

Zuravleff fails to describe:

Wakerly describes: the first packet comprises an internet protocol (IP) packet (col. 14, lines 56-66).

It would have been obvious to one with ordinary skill in the art at the time of invention by applicant to describe received packets as IP packets.

The motivation for combining the teachings is that packets abiding to the well-known IP protocol standard are suitable to be used in existing Ethernet and FDDI networks (Wakerly, col. 14, lines 63-65).

3. Claims 15-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khacherian (6,542,507) in view of Zuravleff.

Regarding claim 15, Khacherian describes a switching (networking) device comprising:

an input port with controller (first packet processor) comprising:

an input interface having a port to accept incoming packets (fig. 3, #310);

an input memory coupled to said input interface for temporarily storing
said packets in a queue arranged by a receiving order (col. 3, lines 64-67);

An output port with controller (second packet processor) comprising:

Art Unit: 2616

an output interface having a port to send said packets out of said networking device (fig. 3, #320);

an output memory coupled to said output interface for temporary storing said packets (fig. 3, #322);

a switching fabric coupled to said first packet processor and said second packet processor for conveying information between said first packet processor and said second packet processor (fig. 3, #300);

said first packet processor also for sending memory request (fig. #314, request to release);

Khacherian fails to explicitly describe:

sending memory requests corresponding to a packet which is not at a head of said input queue and prior to forwarding a packet which is at said head of said queue.

Zuravleff describes:

sending pipelined memory requests (request corresponding to a packet which is not at a head of said input queue and prior to forwarding a packet which is at said head of said queue) (fig. 3a & col. 9, lines 33-44, where "A2 request" (corresponding to packet not at a head of input queue) is sent prior to forwarding A1 (packet which is at said head of transfer queue) to memory for processing).

It would have been obvious to one with ordinary skill in the art at the time of invention by applicant to incorporate the pipelined (memory) request approach of Zuravleff to the transfer methodology of the device of Khacherian.

Art Unit: 2616

The motivation for combining the teachings is that it allows a high rate of transfer to memory and I/O devices for tasks which have real-time requirements (Zuravleff, col. 3, lines 43-45).

Regarding claim 16, Khacherian further describes that the input port with controller (first packet processor) also receives a Grant-to-Release (memory) reply message from the output port controller (second packet processor) corresponding to a Request-to-Release (memory request) for a packet (fig. 3, #414, 324; col. 4, lines 13-21).

Regarding claim 17, Khacherian further describes that the input port with controller (first packet processor) sends second packets to the output port with controller (second packet processor), wherein the second packet is at the head of said queue (fig. 3 & col. 5, lines 40-43, where packets in queues of source input port #310 are switched to destination output port #320 via the fabric #300).

Regarding claim 18, Khacherian further describes that the output port with controller (second packet processor) receives the first and second packets (fig. 3 & col. 5, lines 40-43, where packets in queues of source input port #310 are switched to destination output port #320 via the fabric #300).

Regarding claim 19, Khacherian further describes that the output port with controller (second packet processor) sends the first packet out of the switching/networking device (fig. 3, "physical output" from #320).

Regarding claim 20, Khacherian further describes that there are a plurality of input/output ports with controllers (packet processors) in addition to the (first) input port and the (second) input port coupled to said switching fabric

Art Unit: 2616

(fig. 2 & col. 3, lines 57-60, where plurality of input/output ports, each with a controller).

4. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khacherian in view of Zuravleff as applied to claim 15 above, and further in view of Hanaoka (6,584,103)

Khacherian and Zuravleff combined fail to describe:

the memory request comprises a first portion to indicate that said packet is not at a head of said queue.

Hanaoka describes: the memory request comprises a first portion to indicate that said packet is not at a head of said queue (fig. 3 & 4, "t-labels", & col. 2, lines 60-67, where t-label indicates the sequence of packet request, i.e. whether or not the data is at the head of the originating device/queue requesting the transfer of such data) for the purpose of distinguishing a plurality of packets having the identical source and the identical destination.

It would have been obvious to one with ordinary skill in the art at the time of invention by applicant to incorporate the use of labels to the headers of packet (memory) request as in Hanaoka for the requests used in the combined device of Khacherian and Zuravleff.

The motivation for combining the teachings is that it distinguishes a plurality of packets having the identical source and the identical destination.

Art Unit: 2616

5. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khacherian in view of Zuravleff as applied to claim 15 above, and further in view

Page 11

of Wakerly.

Khacherian and Zuravleff fail to explicitly describe that the packet is an internet protocol (IP) packet.

Wakerly describes that the packet is an internet protocol (IP) packet (col. 14, lines 56-66).

It would have been obvious to one with ordinary skill in the art at the time of invention by applicant to describe the packets handled by the combined device of Khacherian and Zuravleff as IP packets as in Wakerly.

The motivation for combining the teachings is that packets abiding to the well-known IP protocol standard are suitable to be used in existing Ethernet and FDDI networks (Wakerly, col. 14, lines 63-65).

### Allowable Subject Matter

6. Claims 5 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Response to Arguments

7. Applicant's arguments filed June 5, 2006 have been fully considered but they are not persuasive.

On p. 1, lines 27-31 & continuing onto p. 2, lines 1-12 and p. 3, lines 1011, the applicant argues that the Zuravleff in no way teaches "packets" for packet switching in a (network) node. The examiner respectfully disagrees.

The examiner understood that Zuravleff describes I/O requests for transferring data, where data is inherently segmented "packets", not continuous stream. The term "network node" may be regarded as the processor of the data processing system as described by Zuravleff.

On p. 3, lines 1-7, the applicant argues that there is no motivation for combining the teachings of Khacherian and Zuraveleff. The examiner respectfully disagrees.

The examiner has provided a proper motivation in combining the piplines data transfer approach to the data transfer methodology of Khacherian.

On p. 3, lines 11-12, the applicant argues that it is improper to view fig. 3a and 5 of Zuravleff in combination. The examiner respectfully disagrees.

The examiner traverses col. 9, lines 30-44 of the Zuravleff reference which describes the handling of memory latency of the non-blocking load buffer per fig. 3a and found it compatible with the embodiment as illustrated in fig. 5 because both describes the [same] invention.

On p. 3, lines 18-22, the applicant argues that Zuravleff assigns priorities for data transfers, which teaches away the embodiment of the present invention. The examiner respectfully disagrees.

The examiner cites and uses fig. 3a and col. 11, lines 15-19, the embodiment which does not uses prioritization for scheduling data transfers.

Art Unit: 2616

Hence, all limitations to the above independent claims have been addressed.

The rest of dependent claims depend on the independent claims which are responded above.

#### Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Warner Wong whose telephone number is 571-272-8197. The examiner can normally be reached on 5:30AM - 2:00PM, M-

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pairdirect.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (tollfree).

> Warner Wong Examiner

Art Unit 2616

SUPERVISORY PATENT EXAMINER